Acer Aspire L100 Technical Information PDF herunterladen (Seite 65)

Chapter 4 61

3Ch Test 8254.

3Dh Reserved

3Eh Test 8259 interrupt mask bits for channel 1

3Fh Reserved

40h Test 8259 interrupt mask bits for channel 2

41h Reserved

42h Reserved

43h Test 8259 functionality

44h Reserved

45h Reserved

46h Reserved

47h Initialize EISA slot

48h Reserved

49h 1. Calculate total memory by testing the last double word of each 64K.

2. Program writes allocation for AMD K5 CPU.

4Ah Reserved

4Bh Reserved

4Ch Reserved

4Dh Reserved

4Eh 1. Program MTRR of M1 CPU.

2. Initialize L2 cache for P6 class CPU & program CPU with proper cacheable

range.

3. Initialize the APIC for P6 class CPU.

4. On MP platform, adjust the cacheable range to smaller one in case the

cacheable

ranges between each CPU are not identical.

4Fh Reserved

50h Initialize USB

51h Reserved

52h Test all memory (clear all extended memory to 0)

53h Reserved

54h Reserved

55h Display number of processors (multi-processor platform)

56h Reserved

57h 1. Display PnP logo

2. Early ISA PnP initialization

-Assign CSN to every ISA PnP device.

58h Reserved

59h Initialize the combined Trend Anti-Virus code.

5Ah Reserved

5Bh (Optional Feature)

Show message for entering AWDFLASH.EXE from FDD (optional)

5Ch Reserved

Checkpoint Description

1 2 ... 60 61 62 63 64 65 66 67 68 69 70 ... 81 82

Kommentare zu diesen Handbüchern

Keine Kommentare

Acer Aspire L100 Technical Information Seite 65

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Motherboards Acer Aspire L100